



# MS-7297 Ver:0B

## CPU:

AMD K8 AM2 Athlon 64/Athlon 64 FX

## System Chipset:

ATI RS485

ATI SB600

## On Board Chipset:

Winbond Super I/O -- W83627EHG Ver.H

LAN -- RTL8100C/RTL8110SC

HD Codec --ALC861

BIOS --LPC FLASH ROM 4M

## Main Memory:

DDR2 \* 2 (Max 4GB)

## Expansion Slots:

PCI-E X 1 \*1

PCI-E X 16 \*1

PCI 2.3 Slot X 2

## PWM:


Controller--Intersil ISL6566CR 3 Phase




## Clock Generator:

Controller--ICS 951464AGLF

Title	Page
Cover Sheet	1
Block Diagram	2
AMD K8 AM2 940	3,4,5
System Memory	6
DDR Terminations	7
ATI RS485	8-11
CLOCK GENERATOR ICS951464AGLF	12
ATI SB600	13-17
PCI Slot 1,2	18
PCI-Express X 16 ,X1	19
I/O W83627EHG Ver.H / FDD	20
LAN RTL8100C/RTL8110SC	21
HD Audio - ALC861	22
USB connectors	23
PWM - ISL6566CRZ 3 phase,TPD=89W	24
MS-6 ACPI Controller & MS-6+	25-26
IDE / SATA / FAN / LPT	27
ATX Connector / Front Panel / KB / CON	28
MANUAL PARTS	29
TV-OUT & VGA Connector	30
GPIO SPEC	31
POWER MAP	32
POWER OK MAP	33
History	34
RESET MAP	35


# BLOCK DIAGRAM








[6] MEM\_MA\_DQS\_L[7..0] >> \_\_\_\_\_  
[6] MEM\_MA\_DQS\_H[7..0] >> \_\_\_\_\_  
[6] MEM\_MA\_DM[7..0] >> \_\_\_\_\_

[6] MEM\_MB\_DQS\_L[7..0] >> \_\_\_\_\_  
[6] MEM\_MB\_DQS\_H[7..0] >> \_\_\_\_\_  
[6] MEM\_MB\_DM[7..0] >> \_\_\_\_\_













## Decoupling Between Processor and DIMMs

Layout: Spread out on VTT pour







For EMI solution













ATI-RS485MC-216MCA4ALA12FG-A12


GROUND

PAR 5 OF 5



NB RS485 POWER STATES




Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR, VDDRCK	ON	ON	ON	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF


**MICRO-START INT'L CO.,LTD.**

TitleRS485 POWER

SizeCustomDocument NumberMS-7297Rev0B

DateThursday, June 29, 2006Sheet11 of 35




 <b>MICRO-START INT'L CO.,LTD.</b>			
Title			
Clock Generator ICS951464 & SLG84607			
Size	Document Number		Rev
Custom	MS-7297		0B
Date:	Thursday, June 29, 2006	Sheet	12 of 35


	SB CALIBRATION RESISTOR VALUE	
	SB600	SB460
R276	562 OHM 1%	150 OHM 1%
R293	2.05K 1%	150 OHM 1%
R322	0	4.12K 1%



FOR SB600 VCC\_SB= 1.2V  
FOR SB460 VCC\_SB= 1.8V



**PLACE THESE COMPONENTS CLOSE TO U600, AND  
USE GROUND GUARD FOR 32K\_X1 AND 32K\_X2**



ATI-SB600-218S6ECLA13FG-A13-RH




Part 1 of 4

## PCI EXPRESS INTERFACE


## PCI INTERFACE

LPC




FOR SB460, THIS BALL(W22) IS BMREQ# ONLY

FOR SB600




For EMI



```
Normal --> 1-2
Clear CMOS -->2-3
```













# REQUIRED STRAPS


SB600 HAS 15K INTERNAL PD FOR AC\_SDATA\_OUT,  
15K PU FOR RTC\_CLK, EXTERNAL PU/PD IS  
NOT REQUIRED; FOR SB460, EXTERNAL PU/PD ARE  
REQUIRED

NOTE: R386 PU RESISTOR FOR  
RTC\_IRQ# IS REQUIRED FOR SB600  
TO KEEP THE INPUT FROM FLOATING.




					SB600		SB460	
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	NOTE: FOR SB460, PCI0CLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCI0CLK[1:0]			

## For EMI



## For EMI




MICRO-START INTL CO.,LTD.

Title SB600 STRAPS			Rev 0B
Size Custom	Document Number MS-7297		

Date: Thursday, June 29, 2006 Sheet 17 of 35


[13,21] AD[31..0] >> AD[31..0]  
[13,21] PCI\_CBE#[3..0] >> PCI\_CBE#[3..0]

### PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD18  
MASTER = PCI\_REQ#2  
PCI\_GNT#2

### PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD19  
MASTER = PCI\_REQ#3  
PCI\_GNT#3

### PCI SLOT DECOUPLING CAPACITORS




For EMI



### PCI PULL-UP / DOWN RESISTORS



## PCI EXPRESS\_16




**PCI-Express x1 SLOTT 1**




# Super I/O

## LPC SUPER I/O W83627EHG




FANPWM2 & FANPWM3 are default PWM mode  
FANPWM1 & CPUFANOUT1 are default DC mode

When PSIN function is disable, set CRE7 bit 0 as 1




## LPC I/O STRAPPING RESISTOR




RTSA#	L: CFAD=2E	H: CFAD=4E
GP50	L: TTL LEVEL	H: VRM10 LEVEL
SOUTA	L: KBC DISABLE	H: KBC ENABLE
DTRA#	L: DISABLE SPI	H: DIABLE SPI


## Chassis Intrusion







## FLOPPY CONNECTOR




## CPU TEMPERATURE SENSOR




## BIOS PROTECT BLOCK



## BEEP



## Thermal Resistor




**MSI MICRO-START INTL CO.,LTD.**

Title: **LPC SUPER I/O & LPC & CONNECTORS**


Size: Custom Document Number: **MS-7297** Rev: **0B**

Date: Thursday, June 29, 2006 Sheet: 20 of 35


NOTE: LOCATE CLOSE STATUS PANEL




## ALC861 CODEC




## POWER CIRCUIT FOR USB PORT 0,1



## POWER CIRCUIT FOR USB PORT 4,5,6,7




## REAR PANEL USB CONNECTOR FOR USB PORT 0,1



### NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22


## REAR PANEL USB CONNECTOR FOR USB PORT 2,3




22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

## FRONT PANEL USB CONNECTOR FOR USB PORT 4,5


Reserved, can be taken off riser card within bead



## FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



## EMI TEST








# Voltage Regular Module


IPF06N03LA Rds(on)=8.7mΩ (@4.5V, 30A), Vgs(on)=1.2~2V, Id=50A, Ciss=3110pf, Qg=10nC, Vds=25V, Vgs=±20V  
C100U2SP ESR<13mΩ, Ripple cur.<2.7A, LC<12uA, 105C  
.CD3300U6.3EL25 ESR<12mΩ, Ripplecur.<2800mA, 105C, longlife3000hrs, KZGSeries  
560u\_2.5V ESR=6mΩ, Ripplecur.=4400mA, Lc.<500uA, 105C/2000hrs  
1800UF/6.3V ESR<12mΩ, Ripplecur.<2350mA, 105C, longlife change from 2000hrs to 3000hrs ,KZJ series  
0.6uH/40A 0.6u/20%, Isat=40A, Rdc=1.2m ohm, PEW wire  
CH-1.2U18A 1.2u/20%, Dip-2/vertical17.5mm, 1.2ψ/5.5turns, 18A

TDP = 115 W  
VR\_TDC = 101 A  
Icc(max) = 119 A  
Tejas Tcase = [P x 0.213] + 43.3  
Prescott Tcase = [P x 0.25] + 43.3

MOSFET Heatsinks






EL Capacitors





THESE OUTPUT AND INPUT PIN MUST  
BE PULL HIGH



[illegible]


IDE 1



## SATA CONNECTOR



## PARALLAL PORT



## FAN CONTROL



## SYSTEM FAN




**MICRO-START INTL CO.,LTD.**

**IDE Conn/FAN/LPT/SATA**

Size	Document Number	Rev
Custom	<b>MS-7297</b>	<b>0B</b>


Date:	Thursday, June 29, 2006	Sheet	27	of	35
-------	-------------------------	-------	----	----	----







## Intel Front Panel




Title			
ATX connector / Front Panel/COM1/KB			
Size	Document Number	Rev	
Custom	MS-7297	0B	
Date:	Thursday, June 29, 2006	Sheet	28 of 35

## BLEED-OFF CIRCUIT







### Optics Orientation Holes



### Mounting Holes



### Simulation



### Model option table

Model type	Function	BOM Config	ERP BOM No.
MS-7297	RS485+SB600+RTL8110SB+ALC861+2PCI+u-ATX +2PS2+8USB+1COM+VGA+1Audio+LPT+RJ45	cfg-7297-0A	601-7297-01S